

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

		•			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/796,805	03/09/2004	Hussein I. Hanafi	YOR920030374US1 (16927)	8140	
7:	590 11/09/200	5	EXAM	INER	
Steven Fischman, Scully, Scott, Murphy & Presser 400 Garden City Plaza			LIN, S	LIN, SUN J	
Garden City, NY 11530			ART UNIT	PAPER NUMBER	
0			2825	<u> </u>	

DATE MAILED: 11/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•			
	Application No.	Applicant(s)	A)
	10/796,805	HANAFI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Sun J. Lin	2825	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet	with the correspondence address	i <del></del>
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state that the period for reply will be period for reply will, by state that the period for reply will be period for reply	DATE OF THIS COMMUN 1.136(a). In no event, however, may od will apply and will expire SIX (6) Mo tute, cause the application to become	NICATION. a reply be timely filed  ONTHS from the mailing date of this communic ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 09	March 2004.		•
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ TI	his action is non-final.		
3) Since this application is in condition for allow		· · · · · · · · · · · · · · · · · · ·	ts is
closed in accordance with the practice unde	er <i>Ex par</i> te Quayle, 1935 C	.D. 11, 453 O.G. 213.	
Disposition of Claims			
4) ⊠ Claim(s) 1-13 is/are pending in the application 4a) Of the above claim(s) is/are withd 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-13 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Exami 10)☒ The drawing(s) filed on <u>04/01/2004</u> is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the corn 11)☐ The oath or declaration is objected to by the	)⊠ accepted or b)⊡ object he drawing(s) be held in abey rection is required if the drawin	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.1	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for forei  a) All b) Some * c) None of:  1. Certified copies of the priority docume  2. Certified copies of the priority docume  3. Copies of the certified copies of the priority docume  application from the International Bure  * See the attached detailed Office action for a li	ents have been received. ents have been received in riority documents have bee eau (PCT Rule 17.2(a)).	Application No en received in this National Stage	€ .
Attachment(s)			
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> </ol>		v Summary (PTO-413) o(s)/Mail Date	
Notice of Dransperson's Patent Drawing Review (PTO-948)     Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date		f Informal Patent Application (PTO-152)	

Application/Control Number: 10/796,805 Page 2

Art Unit: 2825

### **DETAILED ACTION**

1. This office action is in response to application 10/796,805 filed on 03/09/2004.

Claims 1 – 13 remain pending in the application.

## Claim Objections

2. Claims listed below are objected to because of the following informalities:

Claim 1, line 1, after "roll-off" insert —within a semiconductor chip or system—.

Claim 1, line 3, before "channel" delete —the—.

Claim 1, line 6, after "transistor" insert —device—.

Claim 1, line 6, before "threshold" insert —its—.

Claim 1, line 7, before "off-current" delete —the—.

Claim 1, line 8, change "the back-gate" to —back gate—.

Claim 1, line 8, before "body" delete —the—.

Claim 1, line 8, change "devices that have" to —devices, each of which has—.

Claim 1, line 9, after "I-off<sub>max</sub>" insert — , —.

Claim 1, line 9 – 10, change "the threshold voltage" to —threshold voltage of each of said some transistor devices—.

Claim 1, line 10, after "compensating" insert —the—.

Claim 3, line 1, change "off-current setting" to —setting off-current—.

Claim 4, line 2, after "5" insert —keV—.

Claim 5, line 2, after "1E11" insert —atoms/cm<sup>3</sup>—.

Claim 6, line 2, after "1E11" insert —atoms/cm<sup>3</sup>—.

Claim 9, line 2, before "testing" insert —the—.

Claim 10, line 2, before "testing" insert —the—.

Claim 12, line 2, change "back gate" to —back gate—.

Claim 12, line 2, change "node" to —nodes—.

Claim 12, line 2, change "second" to —some—.

Appropriate corrections are required.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/796,805

Art Unit: 2825

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 3

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 4. Claims 1, 2 and 9 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,472,919 B1 to <u>Burr</u> in view of U.S. Patent No. 4,542,485 to *Iwahashi et al.*
- 5. As to Claim 1, *Burr* shows and discloses the following subject matter:
  - A <u>computer system</u> having many ultra-low voltage latches, which are made up of a plurality of *transistor devices* [col. 1, line 6 47];
  - <u>Threshold voltage roll-off effect</u> of a transistor (device) [Fig. 2B];
  - Threshold voltage of a transistor is dependent on <u>channel length</u> (of the transistor) [col. Lin 27 29]; Transistors with shorter channel lengths have different threshold voltages than the transistors with longer channel length due to threshold voltage roll-off effect [col. 8, line 59 61; Fig. 2B]; Notice that a nominal transistor device is designed to have a nominally uniform threshold voltage Vt<sub>nom</sub> when channel length is equal to L<sub>nom</sub> (i.e., nominally channel length)
  - Off-current I<sub>off</sub> (i.e., leakage current) of a transistor (device) is dependent and affected by <u>threshold voltage</u> of the transistor (device)...<u>variations in threshold voltage</u> due to <u>processing variations</u> (in manufacturing transistor devices), the exact <u>dopant concentration</u> (e.g., <u>implanating</u>) in each channel (of a transistor device) can vary slightly from transistor device to transistor device [col. 6, line 42 60];
  - Low threshold transistors and <u>voltage scalability</u> of latches [abstract]; <u>Threshold voltage</u> versus <u>effective channel length</u> of a transistor using <u>halo</u>

Application/Control Number: 10/796,805

Art Unit: 2825

<u>channel doping</u> – [Cure 260 in Fig. 2B; col. 6, line 61 – col. 7, line 25]; It is noticed in curve 260 of Fig. 2B that (1) maximum allowable off-current (i.e., I-off<sub>max</sub>) can be specified to associate with a maximum achievable channel length, which is equal to  $L_{max}$ , in transistor manufacturing process (2) a minimum threshold voltage  $Vt_{min}$  can be achieved using <u>halo channel doping</u>, which implanting appropriate ions in each channel of each transistor (device) to adjust its channel length within an acceptable range; Also notice that off-current (leakage current) of each transistor device installed in the computer system can be verified (i.e., tested and measured) in QC step after manufacturing of the computer system (i.e., after installing the transistor devices in the computer system).

Page 4

In addition to using halo channel doping to control threshold voltage of a transistor device, <u>Burr</u> also discloses and lists a set of U.S. Patents on biasing back gate of a transistor device to tune/control its threshold voltage – [col. 11, line 32 – col. 12, line 17]. <u>Burr</u> does not explicitly teach a method of biasing back gate of a transistor in order to increase threshold voltage to about **Vt**<sub>min</sub> thereby compensating the threshold voltage roll-off of the transistor. But <u>Iwahashi et al.</u> teach applying <u>back gate bias</u> to a MOS transistor to an extent as to compensate for dropped (i.e., roll-off) amount of the threshold voltage **V**<sub>TH</sub> – [col. 9, line 20 – 36]. Notice that applying <u>back gate bias</u> to some transistor devices that do not meet a pre-selected specification on **I-off**<sub>max</sub> (maximum allowable leakage current) installed in a computer system in order to compensate for threshold voltage roll-off of those transistor devices thereby minimizing the overall leakage current of the computer system.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Iwahashi et al.</u> in applying back gate bias to some transistor devices that do not meet a pre-selected specification on **I-off**<sub>max</sub> (maximum allowable leakage current) installed in a computer system in order to compensate for threshold voltage roll-off of those transistor devices thereby minimizing the overall leakage current of the computer system.

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

Application/Control Number: 10/796;805

Art Unit: 2825

6. As to Claim 2, it is well known in the art that nominal channel length  $L_{nom}$  of a transistor (device) is achieved based on technology and material utilized in manufacturing the transistor (device).  $L_{nom} = 25$  nm is achievable in manufacturing of a MSDFET.

Page 5

- 7. As to Claims 9 and 10, reasons are included in **[Response A]** given above. Notice that the (back gate) biasing can be performed <u>during the testing</u> or <u>after the testing</u> of off-current of each transistor device installed in the manufactured computer system.
- 8. As to Claims 11 13, <u>Iwahashi et al.</u> show and teach that suitable <u>back gate bias</u> is provided by an source potential Vc using an internal <u>(power divider) circuit</u> [Fig. 8; col. 9, line 20 36]. Notice that, as long as voltage value is suitable, the back gate bias can also be provided by any voltage supply elements, including an external DC voltage source (See U.S. Patent 4,260,909 to <u>Dumbri et al.</u>; abstract) or an external clock system that can deliver a potential (See U.S. Patent 6,023,641 to <u>Thompson</u>; col. 8, line 47 col. 9, line 5).
- 9. Claims 3 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,472,919 B1 to <u>Burr</u> and U.S. Patent No. 4,542,485 to <u>Iwahashi et al.</u> in view of U. S. Patent No. 5,622,880 to <u>Burr et al.</u> (called <u>Burr2 et al.</u> hereinafter).
- 10. As to Claim 3, <u>Burr</u> and <u>Iwahashi et al.</u> (called <u>Burr & Iwahashi</u> hereinafter) show and disclose all subjected recited in Claim 1, <u>Burr</u> also discloses that off-current of a transistor device is dependent on its threshold voltage. <u>Burr & Iwahashi</u> do not teach that setting the off-current of a transistor is controlled by varying implant conditions and ion dosage. But <u>Burr2 et al.</u> teach choosing (varying) <u>formation conditions</u> (i.e., <u>implanting conditions</u>) and <u>dopant concentration</u> (i.e., <u>ion dosage</u>) of channel region of a MOSFET transistor to control its threshold voltage [col. 8, line 64 col. 67; col. 10, line 61 col. 12, line 54]. Notice that choosing (varying) <u>formation conditions</u> (i.e., <u>implanting conditions</u>) and <u>dopant concentration</u> (i.e., <u>ion dosage</u>) for forming channel region of a transistor device is to control/adjust threshold voltage of the transistor device in order to determine a maximum allowable off-current **I-off**<sub>max</sub>.

Art Unit: 2825

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Burr2 et al.</u> in choosing (varying) <u>formation conditions</u> and <u>dopant concentration</u> for forming channel region of a transistor device in order to control/adjust threshold voltage of the transistor device thereby determining a maximum allowable off-current **I-off**<sub>max</sub>.

- 11. As to Claims 4 8, *Burr2 et al.* disclose the following subject matter:
  - Implanting is performed at an energy of between about 10 30 keV [col. 11, line 13 32];
  - lon dosage for a p-type dopant (boron) is from 5 x 10<sup>11</sup> to 5 x 10<sup>12</sup> atoms/cm<sup>2</sup> [col. 11, line 50 59]; Notice that boron is an element in Group III;
  - Ion dosage for a n-type dopant (P, As, Sb or Sn) is from 10<sup>13</sup> 10<sup>14</sup> atoms/cm<sup>2</sup> –
     [col. 12, line 38 54]; Notice that P, As, Sb and Sn are elements in Group V.

#### Conclusion

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J Lin whose telephone number is (571) 272 - 1899. The examiner can normally be reached on Monday-Friday 9:30AM - 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on (571) 272 - 1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sun James Lin Patent Examiner Art Unit 2825 November 7, 2005 James Lun Br